Figure 5: Input circuit and deviation generating circuit.