Research Article

A New CMOS Controllable Impedance Multiplier with Large Multiplication Factor

Figure 1

Block diagram of the proposed design.