VHDL-AMS Simulation Framework for Molecular-FET Device-to-Circuit Modeling and Design

Figure 11

Logic behavior of the full adder outputs (Sum and Carry) with respect to input , and arry-in. The output results of all three models are comparable: green line for TSB, blue line for SE-LUT, and yellow line for FBE.