VHDL-AMS Simulation Framework for Molecular-FET Device-to-Circuit Modeling and Design

Figure 16

The general block diagram of the P4 adder and the carry generator block of P4 adder consists of a sparse tree.