VHDL-AMS Simulation Framework for Molecular-FET Device-to-Circuit Modeling and Design

Figure 5

Semiempirical look-up table (SE-LUT): results obtained from ATK simulations for specific bias points (, ) organized in tabular form; at the intermediate bias points current is obtained by bilinear interpolation.