Table of Contents Author Guidelines Submit a Manuscript
Active and Passive Electronic Components
Volume 2019, Article ID 5716230, 5 pages
https://doi.org/10.1155/2019/5716230
Research Article

New Concept of Differential Effective Mobility in MOS Transistors

IMEP-LAHC, Minatec-INPG, 3 Parvis Louis Neel, BP 257, 38016 Grenoble, France

Correspondence should be addressed to G. Ghibaudo; rf.gpni.cetanim@oduabihg

Received 23 October 2018; Accepted 24 February 2019; Published 5 March 2019

Academic Editor: S. M. Rezaul Hasan

Copyright © 2019 K. Bennamane and G. Ghibaudo. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Abstract

A new concept of differential effective mobility is proposed. It characterizes the effective mobility of an increment of drain current resulting from a small increase of inversion charge in MOSFET channel. It allows us to show that the effective mobility can be described by a local electric field approach and not entirely by an effective electric field model.

1. Introduction

The effective mobility is one of the most important device parameters characterizing the transport in MOS transistors. The effective mobility in a MOSFET is intimately related to the average mobility of the carriers forming the inversion channel. From an experimental point of view, the effective mobility can be obtained by normalizing the drain current in linear regime by the inversion charge aswhere is the drain voltage, L is the gate length, and W is the gate width. In general, the inversion charge is obtained by integration of the gate-to-channel capacitance in the so-called split C-V technique [1, 2].

In this work, we propose a new concept for the mobility, namely, the differential effective mobility, which characterizes the effective mobility of an increment of drain current resulting from a small increase of inversion charge.

2. Differential Mobility Concept

For a given DC bias, if the gate voltage of is increased, the drain current of will accordingly augment and the inversion charge of . So, in analogy to (1), a differential effective mobility associated with the mobility of the small amount of carriers induced in the inversion layer by the gate voltage increase can be defined byTherefore, (2) can be expressed in terms of transconductance, , and gate-to-channel capacitance, , as

It should be noted that can be evaluated not only for the normal (or front) gate voltage but also for the back gate voltage , i.e., the body bias for a bulk device, the substrate voltage for FD-SOI transistors, or the back gate voltage for double gate MOSFETs. In this case, in (3), should be replaced by the body (or back gate) transconductance, , and, by the body (or back gate)-to-channel capacitance, .

In all the cases, given the definitions of and (or ), it is easy to show that the differential effective mobility and the effective mobility are related to each other as

As will be shown below, it is interesting to discuss the notion of differential mobility in relation to the centroid of the inversion charge. Two charge centroids can similarly be defined [2]: (i) the DC centroid, , associated with the total inversion charge , and (ii) the AC centroid, , related to the incremental inversion charge . In the case of a front gate modulation, can be obtained from the capacitance as [3, 4]where is the front gate oxide capacitance and the silicon permittivity.

and are related by the following differential equation [3]:It can be shown by integration of (6) that can be calculated from aswhere is a specific value of the inversion charge near threshold. One can show from simulation that and merge at threshold where (7) tends to the limit .

3. Results and Discussion

and measurements have been performed on FD-SOI and bulk devices. Here the concept is illustrated with data taken on FD-SOI p type transistors, but similar results have been obtained on n and p type bulk structures. The FD-SOI devices feature a 2.2 nm gate oxide, a 145 nm bottom oxide, and an undoped silicon channel of thickness nm.

Figure 1 shows typical and characteristics for two substrate biases . These curves have been used to calculate the corresponding , , and characteristics. The effective mobility and differential effective mobility have then been evaluated using (1) and (3). Their variations with inversion charge are shown in Figure 2(a), where and refer to the font gate and back gate differential mobilities, respectively. As is usual is found to be significantly attenuated at high inversion, mainly due to surface roughness (SR) scattering. Note that is degrading faster than with , whereas is slightly decreasing before reaching a plateau of higher value.

Figure 1: Typical (a) and (b) characteristics obtained on p type FD-SOI MOSFETs for two substrate voltages (W = 10 μm, L = 10 μm).
Figure 2: Variations of , , and with inversion charge as obtained from experiment (a) and from simulation in the local (b) or global (c) approaches ( cm2/Vs, V/cm).

In order to better interpret these mobility data, we have extracted using (5)-(7) the variations with of the normalized centroids of the total inversion charge, , and of incremental inversion charges for front gate and back gate modulation, and (see Figure 3(a)). As expected, and are getting closer to the front channel interface (zero on y-axis of Figure 3) as the transistor is pushed into stronger inversion [3, 4]. In contrast, the centroid of the incremental inversion charge induced by the back gate modulation, , is almost constant with and remains around the middle of the silicon film (≈0.5 ). This allows us now to understand why was found nearly constant with and with a higher value. Indeed, refers to the effective mobility of carriers residing nearly in the middle of the film. In contrast, corresponds to carriers with a decreasing mobility as they are approaching the front interface, subjected to enhanced SR scattering.

Figure 3: Variations of , , and with inversion charge as obtained from experiment (a) and simulation (b).

Semiclassical TCAD simulations have been performed in such FD-SOI structures by considering two mobility approaches, i.e., either a local model or a global one. In the local approach, is a spatial function of the local electric field like [5] and is a critical field. In the global approach, is calculated for the whole channel, using the effective electric field (n being the carrier density) [6, 7], as . The simulation results shown in Figures 2(b) and 2(c) clearly indicate that only the local mobility model provides an overall good description of the experimental mobility data (Figure 2(a)). Indeed, in the global approach, is strongly degraded at strong inversion due to the increase with , whereas, in the local model, is almost constant, as in the experiment, since cancels around midchannel. Note also from Figure 3 that the simulated variations of the centroids with well agree with the experimental ones, which emphasizes the analysis consistency. Finally, in Figure 4, in order to get a better physical insight, we have plotted the variations of the various mobilities , , and as a function of their associated centroids , , and . Several features are worth noticing from these plots: (i) and () nearly fall on the same graph, (ii) () prolongates the () trends to smaller centroid values, and (iii) regarding simulation results, only the local mobility model provides again the good trend.

Figure 4: Variations of , , and with associated centroid , , and as obtained from experiment (a) and from local (b) and global (c) approaches.

4. Conclusions

The concept of differential effective mobility has been demonstrated for the first time. It allowed us to show that the effective mobility can be described by a local electric field approach rather than an effective electric field one. This means that one cannot fully model the carrier mobility in MOSFET without a local model, especially in TCAD simulation. However, the existence of a () universal curve and its use for experimental data analysis might remain more simple and appropriate for transport near the interface in single gate operation mode.

Data Availability

Figure’s data used to support the findings of this study are available from the corresponding author upon request.

Conflicts of Interest

The authors declare that there are no conflicts of interest regarding the publication of this paper.

Acknowledgments

This work was performed with the support of author’s employers, i.e., CNRS, for G. Ghibaudo and Univ. of Tizi-Ouzou for K. Bennamane.

References

  1. J. Koomen, “Investigation of the MOST channel conductance in weak inversion,” Solid-State Electronics, vol. 16, no. 7, pp. 801–810, 1973. View at Publisher · View at Google Scholar · View at Scopus
  2. C. G. Sodini, T. W. Ekstedt, and J. L. Moll, “Charge accumulation and mobility in thin dielectric MOS transistors,” Solid-State Electronics, vol. 25, no. 9, pp. 833–841, 1982. View at Publisher · View at Google Scholar · View at Scopus
  3. B. Yu, K. Imai, and C. Hu, “Electrical characterization of inversion layer carrier profile in deep-submicron p-MOSFETs,” Semiconductor Science and Technology, vol. 12, no. 11, pp. 1355–1357, 1997. View at Publisher · View at Google Scholar · View at Scopus
  4. Y. Ma, Z. Li, L. Liu, and Z. Yu, “Comprehensive analytical physical model of quantized inversion layer in MOS structure,” Solid-State Electronics, vol. 45, no. 2, pp. 267–273, 2001. View at Publisher · View at Google Scholar · View at Scopus
  5. M. N. Darwish, J. L. Lentz, M. R. Pinto, P. M. Zeitzoff, T. J. Krutsick, and H. H. Vuong, “An improved electron and hole mobility model for general purpose device simulation,” IEEE Transactions on Electron Devices, vol. 44, no. 9, pp. 1529–1538, 1997. View at Publisher · View at Google Scholar · View at Scopus
  6. A. G. Sabnis and J. T. Clemens, “Characterization of the electron mobility in the inversion <100> Si surface,” in Proceedings of the International Electron Devices Meeting. IEDM Technical Digest, pp. 18–21, Washington, DC, USA, 1979.
  7. S.-I. Takagi, A. Toriumi, M. Iwase, and H. Tango, “On the universality of inversion layer mobility in Si MOSFET's: part I—effects of substrate impurity concentration,” IEEE Transactions on Electron Devices, vol. 41, no. 12, pp. 2357–2362, 1994. View at Publisher · View at Google Scholar · View at Scopus