BDD-Based Topology Optimization for Low-Power DTIG FinFET Circuits

Figure 6

Comparison between the simulation results of ABC, DC, and this work.

(a)

(b)

(c)

(d)