Research Article
Test Generation Algorithm for Fault Detection of Analog Circuits Based on Extreme Learning Machine
Figure 3
(a) Application of test sequence to DUT for classification. (b) Test structure of our proposed scheme. The entire test consists of test sessions and subscript denotes the th session.
(a) |
(b) |