A Novel Hardware Systolic Architecture of a Self-Organizing Map Neural Network

Figure 7

Variation in number of hardware resources (slice and LUT) for different SOM topologies with Dim_x = 32.