Research Article

Logic Design and Power Optimization of Floating-Point Multipliers

Figure 13

Area of combined and noncombined floating-point multiplier modules.