Logic Design and Power Optimization of Floating-Point Multipliers

Figure 8

Logic function verification diagram.