Research Article
Protocomputing Architecture over a Digital Medium Aiming at Real-Time Video Processing
Table 1
FPGA synthesis results of the core system.
| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
used in the RD module. is pipelined in order to restrain FPGA BRAM utilization. |
| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
used in the RD module. is pipelined in order to restrain FPGA BRAM utilization. |