Figure 13: Chip layout diagram of the chaotic circuit (1.8 mm2).