Generation of a Reconfigurable Logical Cell Using Evolutionary Computation

Table 1

True table for OR and AND logic gates.

𝑢1	𝑢2	OR	AND
0	0	0	0
0	1	1	0
1	0	1	0
1	1	1	1