Architecture for Measuring Blade Tip Clearance and Time of Arrival with Multiple Sensors in Airplane Engines

Table 3

FPGA resources needed to implement one single TC and ToA processor.

	Slice LUTs	Slice registers	Block RAM	DSP	I/O pins
Implementation	2268	3138	1	2	29