Application Article

A High-Performance Parallel FDTD Method Enhanced by Using SSE Instruction Set

Figure 14

Configuration of a patch array and the prototype. (a) Configuration of the patch array; (b) prototype of the patch array.
851465.fig.0014a
(a) Top and side views of the patch array
851465.fig.0014b
(b) Prototype of the patch array