(a)
(b)
Figure 5: Implemented HPF layout and its dimensions. (a) Top coupled microstrip and (b) bottom nonuniform CPW.