Table of Contents Author Guidelines Submit a Manuscript
International Journal of Optics
Volume 2012, Article ID 902849, 12 pages
http://dx.doi.org/10.1155/2012/902849
Research Article

Bottom-Up Abstract Modelling of Optical Networks-on-Chip: From Physical to Architectural Layer

1Laboratory for Micro and Submicro Enabling Technologies of the Emilia-Romagna Region (MIST E-R), Via P. Gobetti 101, 40129 Bologna, Italy
2Department of Engineering, University of Ferrara, Via Saragat 1, 44122 Ferrara, Italy

Received 14 August 2012; Accepted 19 October 2012

Academic Editor: Giovanna Calò

Copyright © 2012 Alberto Parini et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. International Technology Roadmap for Semiconductors (ITRS), http://www.itrs.net/.
  2. D. Bertozzi, A. Jalabert, S. Murali et al., “NoC synthesis flow for customized domain specific multiprocessor systems-on-chip,” IEEE Transactions on Parallel and Distributed Systems, vol. 16, no. 2, pp. 113–129, 2005. View at Publisher · View at Google Scholar · View at Scopus
  3. H. Gu, J. Xu, and Z. Wang, “A novel optical mesh network-on-chip for gigascale systems-on-chip,” in Proceedings of IEEE Asia Pacific Conference on Circuits and Systems (APCCAS '08), pp. 1728–1731, December 2008. View at Publisher · View at Google Scholar · View at Scopus
  4. A. Shacham, K. Bergman, and L. P. Carloni, “Photonic networks-on-chip for future generations of chip multiprocessors,” IEEE Transactions on Computers, vol. 57, no. 9, pp. 1246–1260, 2008. View at Publisher · View at Google Scholar · View at Scopus
  5. H. Wang, M. Petracca, A. Biberman, B. G. Lee, L. P. Carloni, and K. Bergman, “Nanophotonic optical interconnection network architecture for on-chip and off-chip communications,” in Proceedings of the Conference on Optical Fiber Communication/National Fiber Optic Engineers Conference (OFC/NFOEC '08), February 2008. View at Publisher · View at Google Scholar · View at Scopus
  6. L. Pavesi and G. Guillot, Optical Interconnects, The Silicon Approach, Springer, Berlin, Germany, 2006.
  7. C. Gunn, “CMOS Photonics for High-Speed Interconnects,” IEEE Micro, vol. 26, no. 2, p. 5866, 2006. View at Google Scholar
  8. Y. Halioua, A. Bazin, P. Monnier et al., “Hybrid III-V semiconductor/silicon nanolaser,” Optics Express, vol. 19, no. 10, pp. 9221–9231, 2011. View at Publisher · View at Google Scholar · View at Scopus
  9. L. Ottaviano, E. Semenova, M. Schubert et al., “High-speed photodetectors in a photonic crystal platform,” in CLEO: Science and Innovations, Detectors & Sources (CM1A), San Jose, Calif, USA, May 2012.
  10. C. Husko, S. Combrié, Q. Vy Tran, F. Raineri, C. W. Wong, and A. De Rossi, “Non-trivial scaling of self-phase modulation and three-photon absorption in III-V photonic crystal waveguides,” Optics Express, vol. 17, no. 25, pp. 22442–22451, 2009. View at Publisher · View at Google Scholar · View at Scopus
  11. N. Sherwood-Droz, H. Wang, L. Chen et al., “Optical 4×4 hitless silicon router for optical Networks-on-Chip (NoC),” Optics Express, vol. 16, no. 20, pp. 15915–15922, 2008. View at Publisher · View at Google Scholar · View at Scopus
  12. X. Yin, H. Gu, H. Ju, and L. Jia, “An electro optical honeycomb networks-on-chip based on a new nonblocking switch,” in Proceedings of the 23rd International Technical Conference on Circuits/Systems, Computers and Communications, 2008.
  13. X. Tan, M. Yang, L. Zhang, Y. Jiang, and J. Yang, “On a scalable, non-blocking optical router for photonic networks-on-chip designs,” in Proceedings of the Photonics and Optoelectronics (SOPO '11), May 2011. View at Publisher · View at Google Scholar · View at Scopus
  14. I. O'Connor, M. Brière , E. Drouard et al., “Towards reconfigurable optical networks on chip,” in Proceedings of the Reconfigurable Communication-centric Systems-on-Chip workshop (ReCoSoC '05), pp. 121–128, 2005.
  15. J. Chan, G. Hendry, A. Biberman, K. Bergman, and L. P. Carloni, “PhoenixSim: a simulator for physical-layer analysis of chip-scale photonic interconnection networks,” in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE '10), pp. 691–696, March 2010. View at Scopus
  16. E. Drouard, M. Briere, F. Mieyeville, I. O’Connor, X. Letartre, and F. Gaffiot, “Optical Network on chip Multi-Domain modelling using SystemC,” in Proceedings of the Forum on Specification and Design Languages, pp. 123–135, 2004.
  17. M. Briere, E. Drouard, F. Mieyeville et al., “Heterogeneous modelling of an optical network-on-chip with systemC,” in Proceedings of the IEEE International Workshop on Rapid System Prototyping, pp. 10–16, 2005.
  18. K. S. Yee, “Numerical solution of initial boundary value problems involving Maxwell’s equations in isotropic media,” IEEE Transactions on Antennas and Propagation, vol. 14, pp. 302–307, 1966. View at Google Scholar
  19. J. Chan, G. Hendry, A. Biberman, and K. Bergman, “Architectural exploration of chip-scale photonic interconnection network designs using physical-layer analysis,” IEEE Journal of Lightwave Technology, vol. 28, no. 9, Article ID 5423995, pp. 1305–1315, 2010. View at Publisher · View at Google Scholar · View at Scopus
  20. J. Van Campenhout, W. M. J. Green, and Y. A. Vlasov, “Design of a digital, ultra-broadband electro-optic switch for reconfigurable optical networks-on-chip,” Optics Express, vol. 17, no. 26, pp. 23793–23808, 2009. View at Publisher · View at Google Scholar · View at Scopus
  21. O. Schwelb, “Transmission, group delay, and dispersion in single-ring optical resonators and add/drop filters—a tutorial overview,” Journal of Lightwave Technology, vol. 22, no. 5, pp. 1380–1394, 2004. View at Publisher · View at Google Scholar · View at Scopus
  22. N. Sherwood-Droz, H. Wang, L. Chen et al., “Optical 4×4 hitless silicon router for optical Networks-on-Chip (NoC),” Optics Express, vol. 16, no. 20, pp. 15915–15922, 2008. View at Publisher · View at Google Scholar · View at Scopus
  23. H. Chen and A. W. Poon, “Low-loss multimode-interference-based crossings for silicon wire waveguides,” IEEE Photonics Technology Letters, vol. 18, no. 21, pp. 2260–2262, 2006. View at Publisher · View at Google Scholar · View at Scopus
  24. G. R. Simpson, “A generalized n-port cascade connection,” IEEE MTT-S International Microwave Symposium Digest, vol. 81, no. 1, pp. 507–509, 1981. View at Google Scholar
  25. J. Chan, A. Biberman, B. G. Lee, and K. Bergman, “Insertion loss analysis in a photonic interconnection network for on-chip and off-chip communications,” in Proceedings of the 21st Annual Meeting of the IEEE Lasers and Electro-Optics Society (LEOS '08), pp. 300–301, November 2008. View at Publisher · View at Google Scholar · View at Scopus
  26. G. Agrawal, Nonlinear Fiber Optics, (Optics and Photonics), Academic Press, 3rd edition, 2001.