An Embedded Reconfigurable IP Core with Variable Grain Logic Cell Architecture

Figure 11

Heterogeneous LUT structures with carry chain.