An Embedded Reconfigurable IP Core with Variable Grain Logic Cell Architecture

Figure 8

Example of a three-input misc. logic function.