Area Optimisation for Field-Programmable Gate Arrays in SystemC Hardware Compilation

Figure 1

Agility design flow.