Area Optimisation for Field-Programmable Gate Arrays in SystemC Hardware Compilation

<table>
								SystemC program
calling two functions <svg height="10.575" id="M4" style="vertical-align:-0.0pt" version="1.1" viewbox="0 0 9.0500002 10.575" width="9.0500002" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g transform="matrix(.017,-0,0,-.017,.062,10.512)"><path d="M66 450h123v47q0 53 51 85q52 33 118 33q79 0 79 -52q0 -17 -10.5 -26.5t-25.5 -9.5q-25 0 -33 23h-33q-38 0 -63 -16.5t-25 -36.5v-47h144q10 0 17 -7t7 -17v-16q0 -10 -7 -17t-17 -7h-144v-322h117q10 0 17 -7t7 -17v-16q0 -10 -7 -17t-17 -7h-292q-10 0 -17 7t-7 17
v16q0 10 7 17t17 7h117v322h-123q-10 0 -17 7t-7 17v16q0 10 7 17t17 7z" id="x1D68F"></path></g>
</svg> and <svg height="11.8375" id="M5" style="vertical-align:-3.1122pt" version="1.1" viewbox="0 0 9.0500002 11.8375" width="9.0500002" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g transform="matrix(.017,-0,0,-.017,.062,7.9)"><path d="M196 65h65q232 0 232 -145q0 -67 -70 -107q-71 -41 -162 -41t-162 41q-70 40 -70 107q0 41 20.5 75t56.5 55q-23 32 -23 70t22 72q-33 42 -33 99q0 67 47 116q46 49 113 49q54 0 96 -33q50 38 113 38q67 0 67 -47q0 -14 -10 -24t-23 -10q-18 0 -29 17h-5q-40 0 -76 -15
q27 -40 27 -91q0 -67 -47 -116q-47 -48 -113 -48q-50 0 -91 29q-8 -16 -8 -34q0 -40 31 -53l18 1q6 0 14 -5zM303 215q30 31 30 76t-30 76q-29 32 -71 32t-72 -32q-29 -31 -29 -76t29 -76q30 -31 72 -31q43 0 71 31zM261 13h-79q-42 0 -70.5 -27t-28.5 -66q0 -34 49 -62
q50 -29 129 -29q78 0 128 29t50 62q0 47 -41 70t-137 23z" id="x1D690"></path></g>
</svg>.</table>

International Journal of Reconfigurable Computing

fig2

Figure 2

Figure 2: Area Optimisation for Field-Programmable Gate Arrays in SystemC Hardware Compilation 