Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2008 (2008), Article ID 723950, 9 pages
http://dx.doi.org/10.1155/2008/723950
Research Article

On the Use of Magnetic RAMs in Field-Programmable Gate Arrays

1Le Laboratoire d'Informatique, de Robotique et de Microélectronique de Montpellier (LIRMM), University of Montpellier II, UMR CNRS 5506, 161 rue ADA, 34392 Montpellier Cedex 5, France
2AREVA T&D/COGELEX, Branch Office, P.O. Box 87200, Riyadh 11642, Saudi Arabia

Received 31 March 2008; Accepted 29 August 2008

Academic Editor: Michael Hubner

Copyright © 2008 Y. Guillemenet et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. S. Brown, R. Francis, J. Rose, and Z. Vranesic, Field-Programmable Gate Arrays, Kluwer Academic Publishers, Dordrecht, The Netherlands, 1992.
  2. http://www.actel.com.
  3. M. She, Semiconductor flash memory scaling, Ph.D. dissertation, University of California, Berkeley, Calif, USA, 2003.
  4. K. J. Hass, G. W. Donohoe, Y.-K. Hongt, B.-C. Choi, K. Degregorio, and R. Hayhurst, “Magnetic shadow RAM,” in Proceedings of the 7th Annual Non-Volatile Memory Technology Symposium (NVMTS '06), pp. 45–48, San Mateo, Calif, USA, November 2006. View at Publisher · View at Google Scholar
  5. W. J. Gallagher and S. S. P. Parkin, “Development of the magnetic tunnel junction MRAM at IBM: from first junctions to a 16-Mb MRAM demonstrator chip,” IBM Journal of Research and Development, vol. 50, no. 1, pp. 5–23, 2006. View at Google Scholar
  6. Freescale, June 2006, http://www.freescale.com.
  7. N. Bruchon, Evaluation, validation and design of hybrid CMOS—Non Volatile emerging technology cells for dynamically reconfigurable fine grain architecture, Ph.D. thesis, Université Montpellier 2, Montpellier, France, December 2007.
  8. I. L. Prejbeanu, M. Kerekes, R. C. Sousa et al., “Thermally assisted MRAM,” Journal of Physics: Condensed Matter, vol. 19, no. 16, Article ID 165218, 23 pages, 2007. View at Publisher · View at Google Scholar
  9. A. Manchon, Magnetoresistance and spin-transfer torque in magnetic tunnel junctions, Ph.D. thesis, Université Joseph Fourier, Grenoble I, Grenoble, France, December 2007.
  10. W. Zhao, E. Belhaire, Q. Mistral, E. Nicolle, T. Devolder, and C. Chapper, “Integration of Spin-RAM technology in FPGA circuits,” in Proceedings of the 8th International Conference on Solid-State and Integrated Circuit Technology (ICSICT '06), pp. 799–802, Shanghai, China, October 2006. View at Publisher · View at Google Scholar
  11. W. Zhao, E. Belhaire, B. Dieny, G. Prenat, and C. Chappert, “TAS-MRAM based non-volatile FPGA logic circuit,” in Proceedings of International Conference on Field Programmable Technology (ICFPT '07), pp. 153–160, Kokurakita, Japan, December 2007. View at Publisher · View at Google Scholar
  12. W. C. Black Jr. and B. Das, “Programmable logic using giant-magnetoresistance and spin-dependent tunneling devices,” Journal of Applied Physics, vol. 87, no. 9, pp. 6674–6679, 2000. View at Publisher · View at Google Scholar
  13. N. Bruchon, L. Torres, G. Sassatelli, and G. Cambon, “Technological hybridization for efficient runtime reconfigurable FPGAs,” in Proceedings of IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures (ISVLSI '07), pp. 29–34, Porto Alegre, Brazil, May 2007. View at Publisher · View at Google Scholar
  14. R. Kielbik, Efficient methods of ressource management in re- programmable systems, Ph.D. thesis, Universitat Politècnica de Catalunya, Barcelona, Spain, 2006.