Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2008 (2008), Article ID 751863, 13 pages
http://dx.doi.org/10.1155/2008/751863
Research Article

On the Power Dissipation of Embedded Memory Blocks Used to Implement Logic in Field-Programmable Gate Arrays

Department of Electrical and Computer Engineering, Faculty of Applied Sciences, University of British Columbia, Vancouver, B.C., Canada V6T 1Z4

Received 20 September 2007; Revised 23 November 2007; Accepted 29 January 2008

Academic Editor: Gustavo Sutter

Copyright © 2008 Scott Y. L. Chin et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. Xilinx Corporation, “Virtex-4 User Guide,” September 2005. View at Google Scholar
  2. Altera Corporation, “Stratix II Device Handbook 2,” December 2005. View at Google Scholar
  3. T. Ngai, J. Rose, and S. J. E. Wilton, “An SRAM-Programmable Field Configurable Memory,” in Proceedings of IEEE Custom Integrated Circuits Conference, pp. 499–502, Santa Clara, Calif, USA, May 1995. View at Publisher · View at Google Scholar
  4. J. Cong and S. Xu, “Technology mapping for FPGAs with embedded memory blocks,” in Proceedings of the 6th ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA '98), pp. 179–188, Monterey, Calif, USA, February 1998.
  5. S. J. E. Wilton, “Heterogeneous technology mapping for area reduction in FPGAs with embedded memory arrays,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 1, pp. 56–68, 2000. View at Publisher · View at Google Scholar
  6. D. Hodges, H. Jackson, and R. Saleh, “Analysis and Design of Digital Integrated Circuits,” in Deep Submicron Technology, McGraw-Hill, New York, NY, USA, 3rd edition, 2004. View at Google Scholar
  7. S. Y. L. Chin, C. S. P. Lee, and S. J. E. Wilton, “Power implications of implementing logic using FPGA embedded memory arrays,” in Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL '06), pp. 1–8, Madrid, Spain, August 2006. View at Publisher · View at Google Scholar
  8. J. Gong and Y. Ding, “Combinational logic synthesis for LUT based field programmable gate arrays,” ACM Transactions on Design Automation of Electronic Systems, vol. 1, no. 2, pp. 145–204, 1996. View at Publisher · View at Google Scholar
  9. Actel Corporation, “SmartPower User's Guide,” 2006, http://www.actel.com/documents/smartpower_ug.pdf. View at Google Scholar
  10. Xilinx Corporation, “XPower analyzer. In Xilinx ISE 8.2i Software Manual,” 2006. View at Google Scholar
  11. Altera Corporation, “PowerPlay Power Analysis. In Quartus II 6.0 Handbook,” volume 3, 2006. View at Google Scholar
  12. Xilinx Corporation, “XPower Estimator (Spreadsheet),” 2006, http://www.xilinx.com/products/design_resources/power_central/index.htm. View at Google Scholar
  13. Altera Corporation, “PowerPlay Early Power User Guide,” 2006. View at Google Scholar
  14. V. Betz, J. Rose, and A. Marquardt, Architecture and CAD For Deep-Submicron FPGAs, Kluwer Academic Publisher, New York, NY, USA, 1999.
  15. K. K. W. Poon, S. J. E. Wilton, and A. Yan, “A detailed power model for field-programmable gate arrays,” ACM Transactions on Design Automation of Electronic Systems, vol. 10, no. 2, pp. 279–302, 2005. View at Publisher · View at Google Scholar
  16. Berkeley Logic Synthesis and Verification Group, “Berkeley Logic Interchange Format (BLIF),” http://vlsi.colorado.edu/~vis/blif.ps.
  17. Altera Corporation, “Quartus II University Interface Program,” 2007. View at Google Scholar
  18. E. M. Sentovich, “SIS: a system for sequential circuit analysis,” UCB/ERL M92/41, Electronics Research Laboratory, University of California, Berkeley, Calif, USA, 1992. View at Google Scholar
  19. J. Cong and Y. Ding, “Flowmap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 13, no. 1, pp. 1–12, 1994. View at Publisher · View at Google Scholar
  20. J. Lamoureux and S. J. E. Wilton, “Activity estimation for field-programmable gate arrays,” in Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL '06), pp. 87–94, Madrid, Spain, August 2006.
  21. S. Y. L. Chin, Power Implications of Implementing Logic using FPGA Embedded Memory Blocks, M.S. thesis, University of British Columbia, Vancouver, Canada, 2006.
  22. “Virage Logic Memory Compiler,” http://www.viragelogic.com.
  23. S. J. E. Wilton, S.-S. Ang, and W. Luk, “The impact of pipelining on energy per operation in field-programmable gate arrays,” in Proceedings of the 14th International Conference on Field Programmable Logic and Application (FPL '04), vol. 3203 of Lecture Notes in Computer Science, pp. 719–728, Leuven, Belgium, August 2004.
  24. J. Lamoureux and S. J. E. Wilton, “On the interaction between power-aware computer-aided design algorithms for field-programmable gate array,” Journal of Low Power Electronics, vol. 1, no. 2, pp. 119–132, 2005. View at Publisher · View at Google Scholar
  25. R. Tessier, V. Betz, D. Neto, and T. Gopalsamy, “Power-aware RAM mapping for FPGA embedded memory blocks,” in Proceedings of the 14th ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA '06), pp. 189–198, Monterey, Calif, USA, February 2006. View at Publisher · View at Google Scholar
  26. D. Chen, J. Cong, F. Li, and L. He, “Low-power technology mapping for FPGA architectures with dual supply voltages,” in Proceedings of the 12th ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA '04), vol. 12, pp. 109–117, Monterey, Calif, USA, February 2004.
  27. J. H. Anderson, F. N. Najm, and T. Tuan, “Active leakage power optimization for FPGAs,” in Proceedings of the 12th ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA '04), vol. 12, pp. 33–41, Monterey, Calif, USA, February 2004.