Architecture-Level Exploration of Alternative Interconnection Schemes Targeting 3D FPGAs: A Software-Supported Methodology

Figure 12

Average variation of application’s delay and power consumption for a number of layers and TSVs with different electric characteristics.

(a)

(b)