Research Article
Architecture-Level Exploration of Alternative Interconnection Schemes Targeting 3D FPGAs: A Software-Supported Methodology
Figure 10
Average Energy×Delay Product (EDP) for different number
of functional layers and percentage of fabricated TSVs.
