Architecture-Level Exploration of Alternative Interconnection Schemes Targeting 3D FPGAs: A Software-Supported Methodology

Figure 3

The electrical equivalent circuit for modeling a TSV [21].