Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2008, Article ID 901328, 10 pages
http://dx.doi.org/10.1155/2008/901328
Research Article

Dynamic Hardware Development

1Department of Electrical Engineering, The University of Tennessee at Chattanooga, Chattanooga, TN 37403, USA
2Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic and State University, Blacksburg, VA 24061, USA

Received 31 March 2008; Accepted 12 August 2008

Academic Editor: Michael Hubner

Copyright © 2008 Stephen Craven and Peter Athanas. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. K.-N. Chia, H. J. Kim, S. Lansing, W. H. Mangione-Smith, and J. Villasenor, “High-performance automatic target recognition through data-specific VLSI,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 6, no. 3, pp. 364–371, 1998. View at Publisher · View at Google Scholar
  2. E. Lemoine and D. Merceron, “Run time reconfiguration of FPGA for scanning genomic databases,” in Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '95), pp. 90–98, Napa Valley, Calif, USA, April 1995. View at Publisher · View at Google Scholar
  3. D. Ross, O. Vellacott, and M. Turner, “An FPGA-based hardware accelerator for image processing,” in Proceedings of the International Workshop on Field Programmable Logic and Applications on More FPGAs (FPL '94), pp. 299–306, Oxford, UK, September 1994.
  4. J. W. Lockwood, N. Naufel, J. S. Turner, and D. E. Taylor, “Reprogrammable network packet processing on the field programmable port extender (FPX),” in Proceedings of the 9th ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA '01), pp. 87–93, Monterrey, Calif, USA, February 2001. View at Publisher · View at Google Scholar
  5. M. J. Wirthlin and B. L. Hutchings, “Sequencing run-time reconfigured hardware with software,” in Proceedings of the 4th ACM International Symposium on Field Programmable Gate Arrays (FPGA '96), pp. 122–128, Monterey, Calif, USA, February 1996. View at Publisher · View at Google Scholar
  6. J. Seely, “FPGA use in software-defined radios,” EETimes, August 2004.
  7. “Xilinx, ISR offering SDR kit,” EETimes, February 2006.
  8. Xilinx, Inc., “Virtex-4 configuration guide,” 2007.
  9. Xilinx, Inc., “Spartan 3 generation configuration user guide,” 2007.
  10. R. Goering, “High-level synthesis rollouts enable ESL,” EETimes, May 2004.
  11. M. Gokhale, J. Stone, J. Arnold, and M. Kalinowski, “Stream-oriented FPGA computing in the Streams-C high level language,” in Proceedings of the 8th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '00), pp. 49–56, Napa Valley, Calif, USA, April 2000. View at Publisher · View at Google Scholar
  12. B. Holland, M. Vacas, V. Aggarwal, R. DeVille, I. Troxel, and A. George, “Survey of C-based application mapping tools for reconfigurable computing,” in Proceedings of the 8th International Conference on Military and Aerospace Programmable Logic Devices (MAPLD '04), Washington, DC, USA, September 2005.
  13. Xilinx, Inc., “Xilinx System Generator for DSP version 8.2,” user's guide, 2006.
  14. D. Pellerin and S. Thibault, Practical FPGA Programming in C, Prentice Hall, Upper Saddle River, NJ, USA, 2005.
  15. T. K. Lee, A. Derbyshire, W. Luk, and P. Y. K. Cheung, “High-level language extensions for run-time reconfigurable systems,” in Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT '03), pp. 144–151, Tokyo, Japan, December 2003. View at Publisher · View at Google Scholar
  16. D. I. Lehn, R. D. Hudson, and P. M. Athanas, “Framework for architecture-independent run-time reconfigurable applications,” in Reconfigurable Technology: FPGAs for Computing and Applications II, vol. 4212, pp. 162–172, Boston, Mass, USA, November 2000. View at Publisher · View at Google Scholar
  17. P. Diniz, M. Hall, J. Park, B. So, and H. Ziegler, “Bridging the gap between compilation and synthesis in the DEFACTO system,” in Proceedings of the 14th International Workshop on Languages and Compilers for Parallel Computing (LCPC '01), vol. 2624, pp. 52–70, Cumberland Falls, KY, USA, August 2001.
  18. S. Guccione, D. Levi, and P. Sundararajan, “JBits: Java based interface for reconfigurable computing,” in Proceedings of the 2nd Annual Military and Aerospace Applications of Programmable Logic Devices Conference (MAPLD '99), pp. 1–9, Laurel, Md, USA, September 1999.
  19. S. Craven and P. Athanas, “A high-level development framework for run-time reconfigurable applications,” in Proceedings of the 9th Annual Conference on Military and Aerospace Programmable Logic Devices (MAPLD '06), Washington, DC, USA, September 2006.
  20. S. Craven and P. Athanas, “High-level specification of runtime reconfigurable designs,” in Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA '07), pp. 280–283, Las Vegas, Nev, USA, June 2007.
  21. E. Carvalho, N. Calazans, E. Brião, and F. Moraes, “PaDReH—a framework for the design and implementation of dynamically and partially reconfigurable systems,” in Proceedings of the 17th Symposium on Integrated Cicuits and Systems Design (SBCCI '04), pp. 10–15, Pernambuco, Brazil, September 2004.
  22. I. Ouaiss, S. Govindarajan, V. Srinivasan, M. Kaul, and R. Vemuri, “An integrated partitioning and synthesis system for dynamically reconfigurable multi-FPGA architectures,” in Proceedings of the 12th International Parallel Processing Symposium and 9th Symposium on Parallel and Distributed Processing (IPPS/SPDP '98), pp. 31–36, Orlando, Fla, USA, March-April 1998.
  23. T. Bapty, S. Neema, J. Scott, J. Sztipanovits, and S. Asaad, “Model-integrated tools for the design of dynamically reconfigurable systems,” Institute for Software Integrated Systems, Vanderbilt University, Nashville, Tenn, USA, 2000. View at Google Scholar
  24. Celoxica, Inc., “Handel-C for hardware design,” white paper, 2006.
  25. A. L. Slade, B. E. Nelson, and B. L. Hutchings, “Reconfigurable computing application frameworks,” in Proceedings of the 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '03), pp. 251–260, Napa, Calif, USA, April 2003.
  26. F. Ferrandi, M. D. Santambrogio, and D. Sciuto, “A design methodology for dynamic reconfiguration: the Caronte architecture,” in Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS '05), p. 163, Denver, Colo, USA, April 2005. View at Publisher · View at Google Scholar
  27. A. Antola, M. D. Santambrogio, M. Fracassi, P. Gotti, and C. Sandionigi, “A novel hardware/software codesign methodology based on dynamic reconfiguration with impulse C and codeveloper,” in Proceedings of the 3rd Southern Conference on Programmable Logic (SPL '07), pp. 221–224, Mar del Plata, Argentina, February 2007. View at Publisher · View at Google Scholar
  28. M. Eisenring and M. Platzner, “A framework for run-time reconfigurable systems,” The Journal of Supercomputing, vol. 21, no. 2, pp. 145–159, 2002. View at Publisher · View at Google Scholar
  29. E. Caspi, M. Chu, R. Huang, J. Yeh, J. Wawrzynek, and A. DeHon, “Stream computations organized for reconfigurable execution (SCORE),” in Proceedings of the 10th International Conference on Field-Programmable Logic and Applications (FPL '00), pp. 605–614, Villach, Austria, August 2000. View at Publisher · View at Google Scholar
  30. C. A. R. Hoare, “Communicating sequential processes,” Communications of the ACM, vol. 21, no. 8, pp. 666–677, 1978. View at Publisher · View at Google Scholar
  31. E. A. Lee and T. M. Parks, “Dataflow process networks,” Proceedings of the IEEE, vol. 83, no. 5, pp. 773–801, 1995. View at Publisher · View at Google Scholar
  32. P. Ljung, “How to create fixed- and floating-point IIR filters for FPGAs,” Programmable Logic Design Line, May 2006.
  33. A. Saifhashemi and P. A. Beerel, “High level modeling of channel-based asynchronous circuits using verilog,” in Proceedings of the Communicating Process Architectures Conference (CPA '05), vol. 63, pp. 275–288, Eindhoven, Netherlands, September 2005.
  34. J. A. Williams, N. W. Bergmann, and X. Xie, “FIFO communication models in operating systems for reconfigurable computing,” in Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '05), pp. 277–278, Napa, Calif, USA, April 2005. View at Publisher · View at Google Scholar
  35. G. Brebner, “The swappable logic unit: a paradigm for virtual hardware,” in Proceedings of the 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '97), pp. 77–86, Napa Valley, Calif, USA, April 1997. View at Publisher · View at Google Scholar
  36. W. Luk, N. Shirazi, and P. Y. K. Cheung, “Modelling and optimising run-time reconfigurable systems,” in Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '96), pp. 167–176, Napa Valley, Calif, USA, April 1996. View at Publisher · View at Google Scholar
  37. L. Cheng and M. D. F. Wong, “Floorplan design for multimillion gate FPGAs,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 12, pp. 2795–2805, 2006. View at Publisher · View at Google Scholar
  38. Y. Feng and D. P. Mehta, “Heterogeneous floorplanning for FPGAs,” in Proceedings of the 19th International Conference on VLSI Design Held Jointly with 5th International Conference on Embedded Systems Design (VLSID '06), pp. 257–262, Hyderabad, India, January 2006. View at Publisher · View at Google Scholar
  39. L. Singhal and E. Bozorgzadeh, “Multi-layer floorplanning on a sequence of reconfigurable designs,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '06), pp. 605–612, Madrid, Spain, August 2006. View at Publisher · View at Google Scholar
  40. Xilinx, Inc., “Early access partial reconfiguration user guide,” March 2006.