Research Article

Burst-Mode Asynchronous Controllers on FPGA

Figure 6

Inserting essential signal.
926851.fig.006