International Journal of Reconfigurable Computing

Research Article

Efficient Scheme for Implementing Large Size Signed Multipliers Using Multigranular Embedded DSP Blocks in FPGAs

Figure 2

Structure of the adders in the new sign-extension scheme.
145130.fig.002