International Journal of Reconfigurable Computing

Research Article

Efficient Scheme for Implementing Large Size Signed Multipliers Using Multigranular Embedded DSP Blocks in FPGAs

Figure 3

Decomposition based on the largest size of embedded blocks.
145130.fig.003