Efficient Scheme for Implementing Large Size Signed Multipliers Using Multigranular Embedded DSP Blocks in FPGAs

Figure 6

Generation of the partial product for the special case of Range 1.