Multilevel Simulation of Heterogeneous Reconfigurable Platforms

Algorithm 5

Generated Verilog code of two conditional breakpoints.

initial begin

  @(posedge done); −− HALT

  $stop

end

always @(posedge dma_ack_read) begin

  #(PERIOD * 10) dma_ack_read = 0;

End