vMAGIC—Automatic Code Generation for VHDL

Figure 1

vMAGIC Designflow, reading and writing VHDL is optional. As such a vMAGIC application can be a pure VHDL generator or analyzer.