Pipeline FFT Architectures Optimized for FPGAs

Figure 8

Adding pipeline registers to R4SDC butterfly element.