Pipeline FFT Architectures Optimized for FPGAs

Figure 9

Adding pipeline registers between elements and stages.