International Journal of Reconfigurable Computing / 2009 / Article / Tab 1

Research Article

Pipeline FFT Architectures Optimized for FPGAs

Table 1

Hardware resource requirements comparison of pipeline FFT architectures (based on [4]).

Complex multipliersComplex addersMemory sizeControl logicComp. Utilization
add/subMultiplier

R2SDF simple50%50%
R4SDF medium25%75%
R4SDC complex100%75%
R22SDF simple75%75%
R2MDC simple50%50%
R4MDC medium25%25%

We are committed to sharing findings related to COVID-19 as quickly as possible. We will be providing unlimited waivers of publication charges for accepted research articles as well as case reports and case series related to COVID-19. Review articles are excluded from this waiver policy. Sign up here as a reviewer to help fast-track new submissions.