International Journal of Reconfigurable Computing / 2009 / Article / Tab 2

Research Article

Pipeline FFT Architectures Optimized for FPGAs

Table 2

Implementation tools.

Design stepTool

VHDL simulationModelSim SE 6.2b
FPGA synthesisSynplicity Synplify Pro; Xilinx XST
FPGA implementationXilinx ISE 9.1
Target FPGASpartan-3 Family; Virtex-E Family;
Virtex-4 Family
VerificationMatlab R2006a

We are committed to sharing findings related to COVID-19 as quickly as possible. We will be providing unlimited waivers of publication charges for accepted research articles as well as case reports and case series related to COVID-19. Review articles are excluded from this waiver policy. Sign up here as a reviewer to help fast-track new submissions.