FPGA Interconnect Topologies Exploration

Figure 17

Maximum wire delays depending on Tree size (arity 4).