Research Article

FPGA Interconnect Topologies Exploration

Figure 20

Mesh switch box topology.
259837.fig.0020a
(a) SB: Cluster outputs to channel tracks
259837.fig.0020b
(b) SB: channel tracks to channel tracks