Journals
Publish with us
Publishing partnerships
About us
Blog
International Journal of Reconfigurable Computing
Journal overview
For authors
For reviewers
For editors
Table of Contents
Special Issues
International Journal of Reconfigurable Computing
/
2009
/
Article
/
Fig 20
/
Research Article
FPGA Interconnect Topologies Exploration
Figure 20
Mesh switch box topology.
(a)
SB: Cluster outputs to channel tracks
(b)
SB: channel tracks to channel tracks