FPGA Interconnect Topologies Exploration

Table 3

Area and performance comparison between various optimizing approaches (21 benchmark average).

Optimizing approach	Area (𝜆^2) ×10^6	Critical path switches
Top-down	1498	98
Bottom-up	1326	106
Random	1221	101