Software Toolchain for Large-Scale RE-NFA Construction on FPGA

Figure 11

Clock frequency and LUT usage of group of 6 identical synthetic REMEs versus length of every REME. Solid lines (left scale) are clock frequencies; dashed lines (right scale) are number of LUTs.