Software Toolchain for Large-Scale RE-NFA Construction on FPGA

Figure 12

Clock frequency and LUT usage of group of 64-state synthetic REMEs versus number of REMEs implemented. Solid lines (left scale) are clock frequencies; dashed lines (right scale) are number of LUTs.