Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2009, Article ID 376232, 9 pages
Research Article

A Message-Passing Hardware/Software Cosimulation Environment for Reconfigurable Computing Systems

1Arches Computing Systems, 708-222 Spadina Avenue, Toronto, ON, Canada M5T 3A2
2The Edward S. Rogers, Sr. Department of Electrical and Computer Engineering, University of Toronto, 10 King's College Road, Toronto, ON, Canada M5S 3G4

Received 15 March 2009; Accepted 19 June 2009

Academic Editor: Lionel Torres

Copyright © 2009 Manuel Saldaña et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. The MPI Forum, “MPI: a message passing interface,” in Proceedings of the ACM/IEEE Conference on Supercomputing (Supercomputing '93), pp. 878–883, ACM Press, 1993.
  2. CRAY, Inc.,
  3. SGI,
  4. Intel, Corp.,
  5. Xtreme Data Inc.,
  6. DRC computer,
  7. “General purpose reconfigurable computing systems,” Tech. Rep., SRC Computers, Inc., 2005,
  8. M. Saldaña and P. Chow, “TMD-MPI: an MPI implementation for multiple processors across multiple FPGAs,” in Proceedings of the 16th International Conference on Field-Programmable Logic and Applications, Madrid, Spain, 2006.
  9. M. Saldaña, E. Ramalho, and P. Chow, “A message-passing hardware/software cosimulation environment to aid in reconfigurable computing design using TMD-MPI,” in Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig '08), pp. 265–270, December 2008.
  10. A. Petitet, J. Dongarra, and P. Luszczek, “The LINPACK Benchmark: Past, Present and Future,”
  11. A. Patel, M. Saldaña, C. Comis, P. Chow, C. Madill, and R. Pomès, “A scalable FPGA-based multiprocessor,” in Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, Calif, USA, 2006.
  12. Amirix Systems, Inc.,
  13. C. Chang, J. Wawrzynek, and R. W. Brodersen, “BEE2: a high-end reconfigurable computing system,” IEEE Design and Test of Computers, vol. 22, no. 2, pp. 114–125, 2005. View at Publisher · View at Google Scholar
  14. H. Hubert, A survey of HW/SW cosimulation techniques and tools, M.S. thesis, Royal Institute of Technology, Stockholm, Sweeden, June 1998.
  15. T. Suh, H.-H. S. Lee, S.-L. Lu, and J. Shen, “Initial observations of hardware/software co-simulation using FPGA in architecture research,” in Proceedings of the 2nd Workshop on Architecture Research Using FPGA Platforms (WARFP '06), February 2006.
  16. M. N. Wageeh, A. M. Wahba, A. M. Salem, and M. A. Sheirah, “FPGA based accelerator for functional simulation,” in Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS '04), vol. 5, pp. 317–320, May 2004.
  17. Mentor Graphics, Corp.,
  18. Cray Inc., “CRAY XD1 FPGA Development,” pp. 9–11, pp. 63–66, 2005.
  19. SGI, “Reconfigurable Application-Specific Computing Users Guide,” pp. 9–12, pp. 223–244, January 2008.
  20. Nallatech,
  21. HyperTransport Consortium,
  22. Intel, “Intel Quick Path Architecture (White Paper),”
  23. Mentor Graphics, “ModelSim SE Foreign Language Interface Manual,” February 2008.
  24. C. L. Lawson, R. J. Hanson, D. R. Kincaid, and F. T. Krogh, “Basic linear algebra subprograms for fortran usage,” ACM Transactions on Mathematical Software, vol. 5, no. 3, pp. 308–323, 1979. View at Publisher · View at Google Scholar