Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2009, Article ID 408605, 15 pages
http://dx.doi.org/10.1155/2009/408605
Research Article

High level modeling of Dynamic Reconfigurable FPGAs

INRIA Lille Nord Europe, Laboratoire d'Informatique Fondamentale de Lille (LIFL), Centre national de la recherche scientifique (CNRS), University of Lille, 59650 Lille, France

Received 31 December 2008; Accepted 26 March 2009

Academic Editor: J. Manuel Moreno

Copyright © 2009 Imran Rafiq Quadri et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. Open SystemC Initiative, “SystemC,” 2007, http://www.systemc.org/.
  2. Planet MDE, “Portal of the Model Driven Engineering Community,” 2007, http://www.planet-mde.org/.
  3. P. Lysaght, B. Blodget, J. Mason, J. Young, and B. Bridgford, “Enhanced architectures, design methodologies and CAD tools for dynamic reconfiguration of Xilinx FPGAS,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '06), pp. 1–6, Madrid, Spain, August 2006. View at Publisher · View at Google Scholar
  4. Object Management Group, “OMG MARTE Standard,” 2007, http://www.omgmarte.org/.
  5. The DaRT Team, “GASPARD Design Environment,” 2008, http://gforge.inria.fr/projects/gaspard2.
  6. A. Gamatié, S. Le Beux, É. Piel et al., “A model driven design framework for high performance embedded systems,” Tech. Rep. 6614, INRIA, Sophia Antipolis, France, August 2008, http://hal.inria.fr/inria-00311115/en. View at Google Scholar
  7. S. Sendall and W. Kozaczynski, “Model transformation: the heart and soul of model-driven software development,” IEEE Software, vol. 20, no. 5, pp. 42–45, 2003. View at Publisher · View at Google Scholar
  8. P. Stevens, “A landscape of bidirectional model transformations,” in Proceedings of the Generative and Transformational Techniques in Software Engineering II (GTTSE '07), vol. 5235 of Lecture Notes in Computer Science, pp. 408–424, Braga, Portugal, July 2007. View at Publisher · View at Google Scholar
  9. Object Management Group Inc., “MOF QVT Final Adopted Specification,” November 2005, http://www.omg.org/cgi-bin/doc?ptc/2005-11-01.
  10. P. Boulet, “Array-OL Revisited, Multidimensional Intensive Signal Processing Specification,” Tech. Rep. 6113, INRIA, Sophia Antipolis, France, 2007, http://hal.inria.fr/inria-00128840/en. View at Google Scholar
  11. R. Ben Atitallah, E. Piel, S. Niar, P. Marquet, and J.-L. Dekeyser, “Multilevel MPSoC simulation using an MDE approach,” in Proceedings of the IEEE International SOC Conference (SOCC '07), pp. 197–200, Hsin Chu, Taiwan, September 2007. View at Publisher · View at Google Scholar
  12. Eclipse, “Eclipse Modeling Framework Technology (EMFT),” http://www.eclipse.org/emft/.
  13. Eclipse, “EMFT JET,” http://www.eclipse.org/modeling/m2t/?project=jet.
  14. H. Yu, A. Gamatié, É. Rutten, and J.-L. Dekeyser, “Safe design of high-performance embedded systems in an MDE framework,” Innovations in Systems and Software Engineering, vol. 4, no. 3, pp. 215–222, 2008. View at Publisher · View at Google Scholar
  15. Xilinx, “Two flows for partial reconfiguration: module based or difference based,” Xilinx Application Note XAPP290, Version 1.1, November 2003.
  16. Xilinx, “Two flows for partial reconfiguration: module based or difference based,” Xilinx Application Note XAPP290, Version 1.2, May 2004.
  17. Xilinx, “Early Access Partial Reconfigurable Flow,” 2006, http://www.xilinx.com/support/prealounge/protected/index.htm.
  18. B. Blodget, S. McMillan, and P. Lysaght, “A lightweight approach for embedded reconfiguration of FPGAs,” in Proceedings of the Conference on Design, Automation and Test in Europe (DATE '03), vol. 1, pp. 399–400, Munich, Germany, March 2003.
  19. S. Bayar and A. Yurdakul, “Dynamic partial self-reconfiguration on spartan-III FPGAs via a parallel configuration access port (PCAP),” in Proceedings of the 2nd HiPEAC Workshop on Reconfigurable Computing (HiPEAC '08), pp. 1–10, Goteborg, Sweden, January 2008.
  20. W. Cescirio, A. Baghdadi, L. Gauthier et al., “Component-based design approach for multicore SoCs,” in Proceedings of the 39th Design Automation Conference (DAC '02), pp. 789–794, New Orleans, La, USA, June 2002. View at Publisher · View at Google Scholar
  21. Y. Atat and N.-E. Zergainoh, “Simulink-based MPSoC design: new approach to bridge the gap between algorithm and architecture design,” in Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07), pp. 9–14, Porto Alegre, Brazil, March 2007. View at Publisher · View at Google Scholar
  22. G. Gailliard, E. Nicollet, M. Sarlotte, and F. Verdier, “Transaction level modelling of SCA compliant software defined radio waveforms and platforms PIM/PSM,” in Proceedings of the Conference on Design, Automation and Test in Europe (DATE '07), pp. 1–6, Nice, France, April 2007. View at Publisher · View at Google Scholar
  23. R. Damasevicius and V. Stuikys, “Application of UML for hardware design based on design process model,” in Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC '04), pp. 244–249, Taipei,Taiwan, January 2004.
  24. W. E. McUmber and B. H. C. Cheng, “UML-based analysis of embedded systems using a mapping to VHDL,” in Proceedings of the 4th IEEE International Symposium on High Assurance Software Engineering (HASE '99), pp. 56–63, Washington, DC, USA, November 1999. View at Publisher · View at Google Scholar
  25. S. Mohanty, V. K. Prasanna, S. Neema, and J. Davis, “Rapid design space exploration of heterogeneous embedded systems using symbolic search and multi-granular simulation,” in Proceedings of the Joint Conference on Languages, Compilers and Tools for Embedded Systems: Software and Compilers for Embedded Systems (LCTES/Scopes '02), pp. 18–27, Berlin, Germany, June 2002. View at Publisher · View at Google Scholar
  26. S. Le Beux, P. Marquet, A. Honoré, and J.-L. Dekeyser, “A model driven engineering design flow to generate VHDL,” in Proceedings of the International Workshop on Model Driven Design for Automotive Safety Embedded Systems (ModEasy'07), pp. 15–22, Barcelona, Spain, September 2007.
  27. S. Le Beux, Un flot de conception pour applications de traitement du signal systématique implémentées sur FPGA à base d'Ingénierie Dirigée par les Modeles, Ph.D. dissertation, LIFL/USTL, Lille, France, 2007.
  28. A. Koudri, D. Aulagnier, D. Vojtisek et al., “Using MARTE in a co-design methodology,” in Proceedings of the Modeling and Analysis of Real-Time and Embedded Systems with the MARTE UML Profile Workshop Co-located with DATE '08, Munich, Germany, March 2008.
  29. F. Berthelot, F. Nouvel, and D. Houzet, “A flexible system level design methodology targeting run-time reconfigurable FPGAs,” EURASIP Journal of Embedded Systems, vol. 2008, Article ID 793919, 18 pages, 2008. View at Publisher · View at Google Scholar
  30. M. Boden, T. Fiebig, M. Reiband, P. Reichel, and S. Rulke, “GePaRD—a high-level generation flow for partially reconfigurable designs,” in Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI '08), pp. 298–303, Montpellier, France, April 2008. View at Publisher · View at Google Scholar
  31. P. Sedcole, B. Blodget, J. Anderson, P. Lysaght, and T. Becker, “Modular partial reconfiguration in virtex FPGAs,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '05), pp. 211–216, Tampere, Finland, August 2005. View at Publisher · View at Google Scholar
  32. J. Becker, M. Hübner, and M. Ullmann, “Real-time dynamically run-time reconfiguration for power-/cost-optimized virtex FPGA realizations,” in Proceedings of the International Conference on Very Large Scale Integration of System-on-Chip (VLSI-SoC '03), pp. 129–134, Darmstadt, Germany, December 2003.
  33. M. Hübner, C. Schuck, M. Kiihnle, and J. Becker, “New 2-dimensional partial dynamic reconfiguration techniques for real-time adaptive microelectronic circuits,” in Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, pp. 97–102, Karlsruhe, Germany, March 2006. View at Publisher · View at Google Scholar
  34. C. Schuck, M. Kuhnle, M. Hübner, and J. Becker, “A framework for dynamic 2D placement on FPGAs,” in Proceedings of the IEEE International Symposium on Parallel and Distributed Processing (IPDPS '08), pp. 1–7, Miami, Fla, USA, 2008. View at Publisher · View at Google Scholar
  35. K. Paulsson, M. Hübner, G. Auer, M. Dreschmann, L. Chen, and J. Becker, “Implementation of a virtual internal configuration access port (JCAP) for enabling partial self-reconfiguration on Xilinx Spartan III FPGAs,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '07), pp. 351–356, Amsterdam, The Netherlands, August 2007. View at Publisher · View at Google Scholar
  36. E. Cantó, M. López, F. Fons et al., “Self reconfiguration of embedded systems mapped on Spartan-3,” in Proceedings of the 4th Reconfigurable Communication-Centric Systems-on-Chip Workshop (ReCoSoC '08), pp. 117–123, Barcelona, Spain, July 2008.
  37. C. Claus, F. H. Müller, J. Zeppenfeld, and W. Stechele, “A new framework to accelerate Virtex-II Pro dynamic partial self-reconfiguration,” in Proceedings of the 21st International Parallel and Distributed Processing Symposium (IPDPS '07), pp. 1–7, Long Beach, Calif, USA, March 2007. View at Publisher · View at Google Scholar
  38. A. Tumeo, M. Monchiero, G. Palermo, F. Ferrandi, and D. Sciuto, “A self-reconfigurable implementation of the JPEG encoder,” in Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP '07), pp. 24–29, Montreal, Canada, July 2007. View at Publisher · View at Google Scholar
  39. Xilinx, “Fast Simplex Link Channel (FSL),” 2004. View at Google Scholar
  40. R. Koch, T. Pionteck, C. Albrecht, and E. Maehle, “An adaptive system-on-chip for network applications,” in Proceedings of the 20th International Parallel and Distributed Processing Symposium (IPDPS '06), pp. 1–8, Rhodes Island, Greece, April 2006. View at Publisher · View at Google Scholar
  41. C. Schuck, B. Haetzer, and J. Becker, “An interface for a decentralized 2D-reconfiguration on Xilinx virtex-FPGAs for organic computing,” in Proceedings of the 4th Reconfigurable Communication-Centric Systems-on-Chip Workshop (ReCoSoC '08), Barcelona, Spain, July 2008.
  42. Xilinx, “ISE Foundation Software,” 2008. View at Google Scholar
  43. N. Dorairaj, E. Shiflet, and M. Goosman, “PlanAhead software as a platform for partial reconfiguration,” Xcell Journal, no. 55, pp. 68–71, 2005. View at Google Scholar
  44. “The Xilinx XUP-V2Pro Board,” http://www.xilinx.com/univ/xupv2p.html.
  45. IBM, “The CoreConnect Bus Architecture,” white paper, IBM, 2004.