A Reconfigurable Systolic Array Architecture for Multicarrier Wireless and Multirate Applications

Figure 1

Systolic array structure for parallel computation of an 𝑁-point DFT.