International Journal of Reconfigurable Computing

Research Article

A Reconfigurable Systolic Array Architecture for Multicarrier Wireless and Multirate Applications

Figure 10

Block diagram of the AU architecture.
529512.fig.0010