A Reconfigurable Systolic Array Architecture for Multicarrier Wireless and Multirate Applications

<table>DFT processor: Parallel in-Serial out configuration.</table>

International Journal of Reconfigurable Computing

Figure 2: A Reconfigurable Systolic Array Architecture for Multicarrier Wireless and Multirate Applications 