A Reconfigurable Systolic Array Architecture for Multicarrier Wireless and Multirate Applications
Figure 5
(a) Throughput of RSA, Modular, 2D Systolic, and base-4 based DFT implementations. (b) Complex multiplier requirements of RSA, Modular, 2D Systolic, and base-4-based DFT implementations.
