A Reconfigurable Systolic Array Architecture for Multicarrier Wireless and Multirate Applications

Table 3

PE performances and hardware requirements.

PE	Logic resources	Clock frequency (MHz)
Slice FF	413 (1%)
4-input LUT	3431 (1.5%)	55